IJRET
  • CrossRef
  • Google Scholar
  • ischolar
  • Index Copernicus
  • IJRET
  • Alternate Text
  • IJRET
  • IJRET
  • IJRET
  • Alternate Text
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
  • IJRET
Authors will receive one hard copy of full paper, individual print certificates and digital certificates, Submit Manuscript

CALL FOR PAPERS : DEC-2018

Submission Last Date :  30-Dec-2018
Acceptance Notification :  in 15 days
Publication Date :  in 5 days
Submit Manuscript Online

FOR AUTHORS

FOR REVIEWERS

IJRET® PUBLICATIONS

DOWNLOADS

CONTACT US

NEWS & UPDATES

Call for Paper Vol-7 Iss-02 Feb-2018

IJRET invites papers from various engineering disciplines for Volume-07 Issue-02, Feb-2018.

Submit Manuscript

Published Vol-07 Iss-01 Jan-18

IJRET Volume-07 Issue-01, Jan-2018 is published now.

Browse Papers

Back to Past Issues

S.No. TITLE & AUTHORS PAGE
1POWER EFFICIENT AND HIGH THROUGHPUT OF FIR FILTER USING BLOCK LEAST MEAN SQUARE ALGORITHM IN FPGA
M.Devipriya, V.Saravanan, N.Santhiyakumari

https://doi.org/10.15623/ijret.2014.0314001		1-6
2EFFICIENT DISTRIBUTED DETECTION OF NODE REPLICATION ATTACKS IN MOBILE SENSOR NETWORKS
Balaji.N, Anitha.M

https://doi.org/10.15623/ijret.2014.0314002		7-12
3POWER REDUCTION THROUGH MERGED FLIP-FLOPS
K.Abinaya

https://doi.org/10.15623/ijret.2014.0314003		13 - 15
4OPTIMAL CFO CHANNEL ESTIMATION FOR ADAPTIVE RECEIVER DESIGN
Bakiya.A, Kavyalakshmi.K, Gayathri.C, Jeevitha.K

https://doi.org/10.15623/ijret.2014.0314004		16 - 20
5FPGA BASED HIGHLY RELIABLE FAULT TOLERANT APPROACH FOR NETWORK ON CHIP(NOC)
Jehosheba Margaret.M, Mary Susanna. M, Rajapirian.P

https://doi.org/10.15623/ijret.2014.0314005		21 - 27
6DESIGN AND VERIFICATION OF PIPELINED PARALLEL ARCHITECTURE IMPLEMENTATION IN FPGA FOR BIT ERROR RATE TESTER
T.ANBUSELVI, A.AROCKIA BAZIL RAJ

https://doi.org/10.15623/ijret.2014.0314006		28 - 34
7SMART AUTOMOBILE SECURITY SYSTEM USING LABVIEW
N.Chandra Kumar, M.Dinesh Kumar, D.Gokul, S.Sakthivel

https://doi.org/10.15623/ijret.2014.0314007		35 - 38
8PROCESS MONITORING, CONTROLLING AND LOAD MANAGEMENT SYSTEM IN AN INDUCTION MOTOR
R. SUJITHA, M. DHARMALINGAM

https://doi.org/10.15623/ijret.2014.0314008		39 - 43
9RESOURCEFUL FAST DHT ALGORITHM FOR VLSIIMPLEMENTATION BY SPLIT RADIX ALGORITHM
M.Tamilselvi, M.P.Gomathi, A.Lakshminarayanan

https://doi.org/10.15623/ijret.2014.0314009		44 - 48
10DESIGN OF SELF-POWERED RESOURCE-LIMITED WIRELESS SMART CAMERA USING MULTIMODAL VIDEO ANALYSIS
K. ABINAYA, S.Sakthivel

https://doi.org/10.15623/ijret.2014.0314010		49 - 56
11FPGA IMPLEMENTATION OF RUN LENGTH ENCODING WITH NEW FORMULATED CODEWORD GENERATOR
Vidyabharathy. J, Veeraragavan.I

https://doi.org/10.15623/ijret.2014.0314011		57 - 61
Home | Publication Ethics | Privacy Policy | Terms & Conditions | Refund Policy | Feedback | Contact Us
Copyright © 2012-2018 IJRET Journal All rights reserved